erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

urara: add config of SPI bus and correct selection of winbond flash

Browse source 
Urara uses SPFI interface 1 and Winbond SPI NOR flash.

BRANCH=none
BUG=chrome-os-partner:31438

TEST=with the fix of the Winbond driver (next patch) the bootblock
     successfully probes the Windbond device on the FPGA board.
     Console log below:

   coreboot-4.0 bootblock Tue Nov 11 07:05:48 PST 2014 starting...
   SF: Detected W25Q16 with page size 1000, total 200000

Change-Id: Ic27b60adc26bf244e7a15b5257e94df4b9d88249
Signed-off-by: Ionela Voinescu <ionela.voinescu@imgtec.com>
Reviewed-on: https://chromium-review.googlesource.com/229030
Reviewed-by: Vadim Bendebury <vbendeb@chromium.org>
This commit is contained in:
Ionela Voinescu 2014-11-11 13:39:18 +00:00 • committed by chrome-internal-fetch
commit 38386715c5
1 changed files with 5 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/urara/Kconfig
View file

@ -25,7 +25,7 @@ config BOARD_SPECIFIC_OPTIONS
def_bool y
select BOOTBLOCK_CONSOLE
select CHROMEOS
select CONFIG_SPI_FLASH_WINBOND
select SPI_FLASH_WINBOND
select CPU_IMGTEC_PISTACHIO
select COMMON_CBFS_SPI_WRAPPER
select MAINBOARD_HAS_BOOTBLOCK_INIT
@ -47,4 +47,8 @@ config TTYS0_LCS
int
default 3
config BOOT_MEDIA_SPI_BUS
int "SPI bus for boot media"
default 1
endif