erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

vc/intel/fsp/twinlake: Update FSP headers from v5222.01 to v5293.00

Browse source 
Update generated FSP headers for Twinlake from v5293.00

Changes include:
- Add EnableTcssCovTypeA and MappingPchXhciUsbA in FspsUpd.h
- Update UPD Offset in FspsUpd.h

BUG=b:390225562
TEST=Able to build and boot google/Trulo

Change-Id: I6e0bd39addf9f6d48b27748678c70f54abd79cbe
Signed-off-by: Varun Upadhyay <varun.upadhyay@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/86591
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Varun Upadhyay 2025-02-18 09:29:13 +05:30 • committed by Subrata Banik
commit 36fd23d143
1 changed files with 12 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

13
src/vendorcode/intel/fsp/fsp2_0/twinlake/FspsUpd.h
View file

@ -3856,7 +3856,18 @@ typedef struct {
/** Offset 0x0F96 - Reserved
**/
UINT8 Reserved53[16];
UINT8 Reserved53[8];
/** Offset 0x0F9E - Type C Port x Convert to Type A
Enable / Disable (default) Type C Port x Convert to Type A
$EN_DIS
**/
UINT8 EnableTcssCovTypeA[4];
/** Offset 0x0FA2 - PCH xhci port x for Type C Port x mapping
input PCH xhci port x for Type C Port 0 mapping.
**/
UINT8 MappingPchXhciUsbA[4];
/** Offset 0x0FA6 - FOMS Control Policy
Choose the Foms Control Policy, <b>Default = 0 </b>