erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Remove Family 10h revision Ax support from v3 CAR code. This is an

Browse source 
errata for early silicon and is not mentioned in the public rev guide.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Peter Stuge <peter@stuge.se>


git-svn-id: svn://coreboot.org/repository/coreboot-v3@725 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Carl-Daniel Hailfinger 2008-08-09 13:45:22 +00:00
commit 3436faee69
1 changed files with 0 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

9
arch/x86/amd/stage0.S
View file

@ -210,15 +210,6 @@ cache_as_ram_setup:
CAR_FAM10_out:
#endif
#ifdef CONFIG_CPU_AMD_K10
/* Errata 193: Disable clean copybacks to L3 cache to allow cached ROM.
Re-enable it in after RAM is initialized and before CAR is disabled */
movl $0xc001102a, %ecx
rdmsr
bts $15, %eax
wrmsr
#endif
/* Set MtrrFixDramModEn for clear fixed mtrr */