erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/pantherlake: Update Crashlog config

Browse source 
This will configure CpuCrashLogEnable regardless of Tracehub
configuration as Crashlog feature does not have a dependency
with Tracehub.

TEST=Build fatcat and check Crashlog is enabled without enabling
Tracehub.

Change-Id: I6f37e9f4a1f55ffc576af955c92d4073068eb97a
Signed-off-by: Jamie Ryu <jamie.m.ryu@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85614
Reviewed-by: Subrata Banik <subratabanik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Jérémy Compostella <jeremy.compostella@intel.com>
This commit is contained in:
Jamie Ryu 2024-12-16 18:59:26 -08:00 • committed by Matt DeVillier
commit 32654a4d0b
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
src/soc/intel/pantherlake/romstage/fsp_params.c
View file

@ -249,11 +249,12 @@ static void fill_fspm_vtd_params(FSP_M_CONFIG *m_cfg,
static void fill_fspm_trace_params(FSP_M_CONFIG *m_cfg,
const struct soc_intel_pantherlake_config *config)
{
m_cfg->CpuCrashLogEnable = CONFIG(SOC_INTEL_CRASHLOG);
if (!CONFIG(SOC_INTEL_COMMON_BLOCK_TRACEHUB))
return;
m_cfg->PlatformDebugOption = CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT;
m_cfg->CpuCrashLogEnable = CONFIG(SOC_INTEL_CRASHLOG);
switch (CONFIG_SOC_INTEL_COMMON_DEBUG_CONSENT) {
case HW_DEBUG_TRACEHUB_ACTIVE: