mb/topton/adl: Enable TPM2 (Intel fTPM/PTT)

Change-Id: If1a52cacf2eeef68efdd98c48d5802712305f354
Signed-off-by: Alicja Michalska <alicja.michalska@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85611
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
This commit is contained in:
Alicja Michalska 2024-12-17 04:07:35 +01:00 committed by Felix Singer
commit 2c4af7cd29
2 changed files with 5 additions and 0 deletions

View file

@ -13,6 +13,8 @@ config BOARD_SPECIFIC_OPTIONS
select SOC_INTEL_ALDERLAKE_PCH_N
select INTEL_GMA_HAVE_VBT
select SOC_INTEL_COMMON_BLOCK_HDA_VERB
select HAVE_INTEL_PTT
select CRB_TPM
config MAINBOARD_DIR
default "topton/adl"

View file

@ -118,5 +118,8 @@ chip soc/intel/alderlake
register "pch_hda_idisp_link_frequency" = "HDA_LINKFREQ_96MHZ"
register "pch_hda_idisp_link_tmode" = "HDA_TMODE_8T"
end
chip drivers/crb
device mmio 0xfed40000 on end
end
end
end