erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/fatcat/var/felino: Add pull high setting on GPP_V12

Browse source 
and NC_LOCK GPP_F09

To ensure that poweroff is normal and DUT can boot to S0
when press power button or lid open in S5 state, the WAKE pin
GPP_V12 needs to be pulled high on soc side and GPP_F09 needs
to be configured as NC_LOCK.

BUG=413283383
TEST=emege-fatcat coreboot and poweroff and
s5 boot functions are normal

Change-Id: Iea8e44aa263dda7e447be1c9e53ffabf93c95a80
Signed-off-by: Tongtong Pan <pantongtong@huaqin.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/88211
Reviewed-by: Subrata Banik <subratabanik@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Tongtong Pan 2025-06-27 16:45:31 +08:00 • committed by Matt DeVillier
commit 1222c704b5
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/fatcat/variants/felino/gpio.c
View file

@ -266,8 +266,8 @@ static const struct pad_config gpio_table[] = {
PAD_NC(GPP_F07, NONE),
/* GPP_F08: NC */
PAD_NC(GPP_F08, NONE),
/* GPP_F09: SX_EXIT_HOLDOFF# */
PAD_CFG_NF(GPP_F09, NONE, DEEP, NF2),
/* GPP_F09: NC */
PAD_NC_LOCK(GPP_F09, NONE, LOCK_CONFIG),
/* GPP_F10: HW_ID7 */
PAD_CFG_GPI(GPP_F10, NONE, PLTRST),
/* GPP_F11: TC_RETIMER_FORCE_PWR */
@ -380,7 +380,7 @@ static const struct pad_config gpio_table[] = {
/* GPP_V11: SLP_LAN_N */
PAD_CFG_NF(GPP_V11, NONE, DEEP, NF1),
/* GPP_V12: WAKE# */
PAD_CFG_NF(GPP_V12, NONE, DEEP, NF1),
PAD_CFG_NF(GPP_V12, UP_1K, DEEP, NF1),
/* GPP_V13: GPP_V13_CATERR_N */
PAD_CFG_NF(GPP_V13, NONE, DEEP, NF1),
/* GPP_V14: GPP_V14_FORCEPR_N */