erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Add a specific post code for S3 resume failures

Browse source 
If the firwmare is flashed and the MRC cache is blown away
then it is not possible to resume.

Right now this can be inferred from the event log but it can
be made very clear by adding a unique post code for this event.

BUG=none
BRANCH=falco
TEST=manual:

1) boot falco
2) flash firmware
3) suspend and then resume
4) check for post code 0xef in log

0 | 2013-08-08 16:27:47 | Log area cleared | 4096
1 | 2013-08-08 16:27:47 | ACPI Enter | S3
2 | 2013-08-08 16:27:55 | System boot | 48
3 | 2013-08-08 16:27:55 | Last post code in previous boot | 0xef | Resume Failure
4 | 2013-08-08 16:27:55 | System Reset
5 | 2013-08-08 16:27:55 | ACPI Wake | S5

Change-Id: I7602d9eef85d3b764781990249ae32b84fe84134
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: https://gerrit.chromium.org/gerrit/65259
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Duncan Laurie 2013-08-08 16:28:41 -07:00 • committed by ChromeBot
commit 10f8aa8b8a
2 changed files with 11 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/include/console/post_codes.h
View file

@ -228,6 +228,14 @@
*/
#define POST_DEAD_CODE 0xee
/**
* \brief Resume from suspend failed
*
* This post code is sent when the firmware is expected to resume it is
* unable to do so.
*/
#define POST_RESUME_FAILURE 0xef
/**
* \brief Final code before OS resumes
*

4
src/northbridge/intel/haswell/raminit.c
View file

@ -156,7 +156,9 @@ void sdram_initialize(struct pei_data *pei_data)
/* If MRC data is not found we cannot continue S3 resume. */
if (pei_data->boot_mode == 2 && !pei_data->mrc_input) {
printk(BIOS_DEBUG, "Giving up in sdram_initialize: No MRC data\n");
post_code(POST_RESUME_FAILURE);
printk(BIOS_DEBUG, "Giving up in sdram_initialize: "
"No MRC data\n");
outb(0x6, 0xcf9);
while(1) {
hlt();