erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

mb/google/mensa: Set correct Kconfig defaults for peripherals

Browse source 
Update the default Kconfig values for the google/mensa mainboard
to specify the correct hardware instances/buses used for various
peripherals as per mensa schematics (dated 03/10).

Changes:
- TPM I2C bus set to 0x01.
- ChromeEC SPI bus set to 0x16.

Removes previous TODO placeholders.

BUG=b:496650089
TEST=Successfully built google/mensa.

Change-Id: Ic377be3dc165bf1c1e19031994d87ea45d6c2dc0
Signed-off-by: Subrata Banik <subratabanik@google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/91902
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Kapil Porwal <kapilporwal@google.com>
This commit is contained in:
Subrata Banik 2026-03-27 11:55:34 +00:00
commit 0fc956cd2d
2 changed files with 6 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/google/mensa/Kconfig
View file

@ -71,7 +71,7 @@ config MAINBOARD_PART_NUMBER
config DRIVER_TPM_I2C_BUS
depends on I2C_TPM
hex
default 0x0 # TODO
default 0x01 # QUP0_SE1
config DRIVER_TPM_I2C_ADDR
default 0x50
@ -79,12 +79,12 @@ config DRIVER_TPM_I2C_ADDR
config EC_GOOGLE_CHROMEEC_SPI_BUS
depends on EC_GOOGLE_CHROMEEC
hex
default 0x0 # TODO
default 0x16 # QUP2_SE6
config MAINBOARD_GPIO_PIN_FOR_GSC_AP_INTERRUPT
depends on TPM_GOOGLE_TI50
int
default 0 # TODO
default 23
help
This option specifies the GPIO pin number on the mainboard that is
used for the interrupt line from the Google Security Chip (GSC) to the

5
src/mainboard/google/mensa/board.h
View file

@ -7,8 +7,9 @@
#include <gpio.h>
/* TODO: update as per datasheet */
#define GPIO_AP_EC_INT GPIO(0)
#define GPIO_GSC_AP_INT GPIO(0)
#define GPIO_AP_EC_INT GPIO(66)
#define GSC_AP_INT(x) GPIO(x)
#define GPIO_GSC_AP_INT GSC_AP_INT(CONFIG_MAINBOARD_GPIO_PIN_FOR_GSC_AP_INTERRUPT)
void setup_chromeos_gpios(void);