erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

A few more changes for the SBC 710

Browse source
This commit is contained in:
Ronald G. Minnich 2001-10-18 22:28:14 +00:00
commit 0a50c4f5ff
3 changed files with 11 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

6
src/mainboard/technoland/sbc710/Config
View file

@ -4,7 +4,9 @@ ldscript cpu/i386/entry16.lds
mainboardinit cpu/i386/reset16.inc
ldscript cpu/i386/reset16.lds
# mainboardinit superio/NSC/pc87309/setup_serial.inc
option SERIAL_SUPERIO_BASEADDRESS=0x370
mainboardinit superio/winbond/w83977ef/setup_serial.inc
mainboardinit pc80/serial.inc
northbridge intel/440bx
southbridge intel/piix4e
@ -25,6 +27,8 @@ option L440BX
object mainboard.o
object irq_tables.o
option UPDATE_MICROCODE
cpu p6
cpu p5

4
src/mainboard/technoland/sbc710/config.example
View file

@ -8,10 +8,6 @@ mainboard technoland/sbc710
option SERIAL_CONSOLE
option NO_KEYBOARD
# Enable MicroCode update and L2 Cache init for PII and PIII
option UPDATE_MICROCODE
#option CONFIGURE_L2_CACHE
option INBUF_COPY
option DEFAULT_CONSOLE_LOGLEVEL=9
option DEBUG

8
src/superio/winbond/w83977ef/setup_serial.inc
View file

@ -2,9 +2,13 @@
movw port, %dx; \
outb %al, %dx
#ifndef SERIAL_SUPERIO_BASEADDRESS
#define SERIAL_SUPERIO_BASEADDRES $0x3f0
#endif
/* the second outit is a cheap delay */
#define OUTPNPADDR(val) OUTIT(val, $0x3f0); OUTIT(val, $0xeb)
#define OUTPNPDATA(val) OUTIT(val, $0x3f1); OUTIT(val, $0xeb)
#define OUTPNPADDR(val) OUTIT(val, SERIAL_SUPERIO_BASEADDRESS); OUTIT(val, $0xeb)
#define OUTPNPDATA(val) OUTIT(val, SERIAL_SUPERIO_BASEADDRESS+1); OUTIT(val, $0xeb)
/* to do: move this to a common include file! */
#define WRITESIOBYTE(register, value) movw register, %dx ;\