erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: purism/librem13: Fix M.2 issues.

Browse source 
The M.2 SSD is on the SATA port 3, which also required the DTLE setting
to be set.
This fixes issues with the M.2 SSD not being detected/stable.

BUG=none
BRANCH=none
TEST=none

Change-Id: I6922d284aeb07f2e32ced1cffaa47fcc1fd28637
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: a462c157f8
Original-Change-Id: Id39d9ec395a2d9d32be4c079678d0708f08b3935
Original-Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
Original-Reviewed-on: https://review.coreboot.org/18409
Original-Tested-by: build bot (Jenkins)
Original-Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: https://chromium-review.googlesource.com/445827
This commit is contained in:
Youness Alaoui 2017-02-07 13:59:29 -05:00 • committed by chrome-bot
commit 07915e1456
1 changed files with 1 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
src/mainboard/purism/librem13/devicetree.cb
View file

@ -24,6 +24,7 @@ chip soc/intel/broadwell
# Port 0 tuning for link stability
register "sata_port0_gen3_dtle" = "9"
register "sata_port3_gen3_dtle" = "9"
device cpu_cluster 0 on
device lapic 0 on end