2e5e287aab
dts and making the ops struct non-static. This is the second pass on this patch, I have put the changes in that Uwe requested, I hope I got them all. I have not heard back from Uwe yet but this patch is urgent. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://coreboot.org/repository/coreboot-v3@888 f3766cd6-281f-0410-b1cd-43a5c92072e9
29 lines
1.1 KiB
Makefile
29 lines
1.1 KiB
Makefile
##
|
|
## This file is part of the coreboot project.
|
|
##
|
|
## Copyright (C) 2008 Peter Stuge <peter@stuge.se>
|
|
##
|
|
## This program is free software; you can redistribute it and/or modify
|
|
## it under the terms of the GNU General Public License as published by
|
|
## the Free Software Foundation; either version 2 of the License, or
|
|
## (at your option) any later version.
|
|
##
|
|
## This program is distributed in the hope that it will be useful,
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
## GNU General Public License for more details.
|
|
##
|
|
## You should have received a copy of the GNU General Public License
|
|
## along with this program; if not, write to the Free Software
|
|
## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
##
|
|
|
|
ifeq ($(CONFIG_SUPERIO_ITE_IT8712F),y)
|
|
|
|
STAGE0_CHIPSET_SRC += $(src)/superio/ite/it8712f/stage1.c
|
|
STAGE0_CHIPSET_SRC += $(src)/device/pnp_raw.c
|
|
|
|
# Always add to variables, as there could be more than one Super I/O.
|
|
STAGE2_CHIPSET_SRC += $(src)/superio/ite/it8712f/superio.c
|
|
|
|
endif
|