f364fc7682
The decode of UART addresses down to the LPC bus needs to occur early to allow romstage console messages to be seen. This enables the decode of most of the I/O ports typically seen in a system. Change-Id: I6636946af4ad5320a5a46c2920b4f06345b5f806 Signed-off-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-on: http://review.coreboot.org/8661 Tested-by: build bot (Jenkins) Reviewed-by: Marc Jones <marc.jones@se-eng.com> |
||
|---|---|---|
| .. | ||
| amd | ||
| broadcom | ||
| dmp | ||
| intel | ||
| nvidia | ||
| rdc | ||
| ricoh | ||
| sis | ||
| ti | ||
| via | ||
| Kconfig | ||
| Makefile.inc | ||