erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Naveen Krishna Chatradhi f077de66ff Sklrvp: Select PCIEXP_L1_SUB_STATE config symbol 
This patch selects the config symbol PCIEXP_L1_SUB_STATE to enable L1
substate for PCIe.

BRANCH=None
BUG=chrome-os-partner:42331
TEST=Build for sklrvp; boot and check "dmesg | grep iwl" shows
"L1 enabled and LTR enabled"

Change-Id: I97552c7700649a9f5d8646a03027c5c5e0b477b4
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: d3115816fbdd11c7f8ff418e0b5c86b8650c8b83
Original-Change-Id: Iaf307cb2d623cc1ce97b01d15a6b42569fd0c0c4
Original-Signed-off-by: Naveen Krishna Chatradhi <naveenkrishna.ch@intel.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/284775
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: Wenkai Du <wenkai.du@intel.com>
Reviewed-on: http://review.coreboot.org/10988
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
2015-07-21 20:06:08 +02:00
..
acpi acpi/sata: add generic sata ssdt port generator 2015-06-07 01:24:47 +02:00
arch cbfs: hardcode file alignment 2015-07-15 16:34:37 +02:00
console consoles: remove unused infrastructure 2015-05-26 19:02:54 +02:00
cpu indent style fix for lapic_cpu_init.c 2015-07-17 17:53:06 +02:00
device x86 realmode: Set up the 8254 timer before running option rom 2015-07-16 04:03:45 +02:00
drivers Verify Kconfigs symbols are not zero for hex and int type symbols 2015-07-12 19:06:44 +02:00
ec ec/lenovo/h8: silence sound on boot 2015-07-07 02:40:50 +02:00
include cbfs: hardcode file alignment 2015-07-15 16:34:37 +02:00
lib cbfs: hardcode file alignment 2015-07-15 16:34:37 +02:00
mainboard Sklrvp: Select PCIEXP_L1_SUB_STATE config symbol 2015-07-21 20:06:08 +02:00
northbridge Revert "northbridge/amd/pi: Add support for memory settings" 2015-07-21 19:49:41 +02:00
soc skylake: honor pcie root port settings already in chip.h 2015-07-21 20:05:50 +02:00
southbridge amd/hudson: Fix makefile FWM location check 2015-07-21 03:39:50 +02:00
superio superio/smsc: Add support for SMSC DME1737 2015-07-13 17:11:00 +02:00
vendorcode cbfs: hardcode file alignment 2015-07-15 16:34:37 +02:00
Kconfig riscv-emulation: Set stack size to 0 in Kconfig 2015-07-14 16:56:25 +02:00