d5854e4139
This algorithm minimises the per-channel, per-lane digital COMP offsets by adjusting the global COMP offset accordingly. The purpose of this is not fully known, but it is likely to prevent saturation of per-channel, per-lane registers during subsequent training steps, which NRI does not implement yet. Some of the COMP offset functions are generic since they are also used in said training steps. Tested on Asrock B85M Pro4, still boots to Arch Linux. Change-Id: Idb03c6c5ed85a522ff1b55905f522211d1472bd9 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/87833 Reviewed-by: Benjamin Doron <benjamin.doron00@gmail.com> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
|---|---|---|
| .. | ||
| amd | ||
| intel | ||
| via/cx700 | ||