erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Dave Frodin da2daef4b4 superio/nuvoton: Adds a function to route pins 41-48 to UARTD 
Pins 41-48 default to being GPIs. This switches the internal
mux to connect them to UARTD.

Change-Id: I61393b8c35cbc664f6520f60eed09ba4bbede0dc
Signed-off-by: Dave Frodin <dave.frodin@se-eng.com>
Reviewed-on: http://review.coreboot.org/5963
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
2014-06-20 23:28:59 +02:00
..
arch ACPI: Add acpi_is_wakeup_s3() 2014-06-20 19:52:40 +02:00
console console: Add console for GDB 2014-05-26 10:52:16 +02:00
cpu intel/model_2065x: Add 20652 microcode. 2014-06-17 21:31:01 +02:00
device device/device_util.c: Fix wording in comment of new_resource() 2014-06-11 20:37:50 +02:00
drivers drivers/intel/gma: Equality comparison with extraneous parentheses 2014-06-20 07:36:31 +02:00
ec chromeec: add function to reboot on unexpected image 2014-05-13 21:01:52 +02:00
include ACPI S3 support: Add acpi_s3_resume_allowed() 2014-06-20 19:50:04 +02:00
lib src/lib/clog2.c: Fix style and clarity, remove some cruft 2014-06-20 08:06:51 +02:00
mainboard src/mainboard/google/*/mainboard_smi.c: Remove #include .c's 2014-06-20 22:36:19 +02:00
northbridge northbridge/intel: Drop use of set_top_of_ram() 2014-06-18 20:36:56 +02:00
soc fsp_baytrail: Add the default FSP location 2014-06-18 22:24:54 +02:00
southbridge southbridge/intel/lynxpoint/me_9.x.c: Use IS_ENABLED macro 2014-06-20 22:43:02 +02:00
superio superio/nuvoton: Adds a function to route pins 41-48 to UARTD 2014-06-20 23:28:59 +02:00
vendorcode amd/agesa/f15tn: Invalid inline asm in gcc-intrin.h 2014-06-14 20:46:26 +02:00
Kconfig payloads/external/SeaBIOS: Upgrade stable from 1.7.2.1 to 1.7.4 2014-05-28 22:41:59 +02:00