| .. |
|
dram
|
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
|
2019-03-08 08:33:24 +00:00 |
|
azalia.h
|
|
|
|
azalia_device.h
|
src: Use include <console/console.h> when appropriate
|
2019-04-23 10:01:21 +00:00 |
|
cardbus.h
|
|
|
|
device.h
|
devicetree: Add accessors for chip_info
|
2019-07-18 15:22:09 +00:00 |
|
drm_dp_helper.h
|
|
|
|
early_smbus.h
|
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
|
2019-03-08 08:33:24 +00:00 |
|
hypertransport.h
|
|
|
|
hypertransport_def.h
|
Fix up remaining boolean uses of CONFIG_XXX to CONFIG(XXX)
|
2019-03-25 11:03:49 +00:00 |
|
i2c.h
|
|
|
|
i2c_bus.h
|
|
|
|
i2c_simple.h
|
Fix up remaining boolean uses of CONFIG_XXX to CONFIG(XXX)
|
2019-03-25 11:03:49 +00:00 |
|
mmio.h
|
arch/io.h: Separate MMIO and PNP ops
|
2019-03-04 15:59:23 +00:00 |
|
path.h
|
|
|
|
pci.h
|
device: Remove device->ops from early stages
|
2019-07-15 17:44:08 +00:00 |
|
pci_def.h
|
device/pci_device: Add generic subsystem programming logic
|
2019-03-21 16:18:37 +00:00 |
|
pci_ehci.h
|
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
|
2019-03-08 08:33:24 +00:00 |
|
pci_ids.h
|
soc/intel/cannonlake: Add new PCI IDs
|
2019-07-30 10:32:48 +00:00 |
|
pci_mmio_cfg.h
|
device/pci: Rewrite PCI MMCONF with symbol reference
|
2019-04-07 02:31:36 +00:00 |
|
pci_ops.h
|
device/pci_ops: Define pci_find_capability() just once
|
2019-07-04 09:36:19 +00:00 |
|
pci_rom.h
|
|
|
|
pci_type.h
|
device/pci: Rewrite PCI MMCONF with symbol reference
|
2019-04-07 02:31:36 +00:00 |
|
pciexp.h
|
device/pciexp_device: Convert LTR non-snoop/snoop value into common macro
|
2019-03-27 04:39:48 +00:00 |
|
pcix.h
|
|
|
|
pnp.h
|
|
|
|
pnp_def.h
|
|
|
|
pnp_ops.h
|
arch/io.h: Separate MMIO and PNP ops
|
2019-03-04 15:59:23 +00:00 |
|
pnp_type.h
|
device/pnp: Add header files for PNP ops
|
2019-03-04 15:58:55 +00:00 |
|
resource.h
|
|
|
|
smbus.h
|
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
|
2019-03-08 08:33:24 +00:00 |
|
smbus_def.h
|
|
|
|
spi.h
|
|
|