erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/spd/lp5
History
Roger Wang 9992a98c67 spd/lp5: Add Hynix memory part 
Add Micron memory part H58G56CK8BX146 to LP5 global list.
And Regenerate the SPD files for the SoC. The specification
is attached in issue tracker.

BUG=b:367841051
TEST=util/spd_tools/bin/spd_gen spd/lp5/memory_parts.json lp5

Change-Id: I2a003aad32bca9ae5438973ecf0d7872481fee20
Signed-off-by: Roger Wang <roger2.wang@lcfc.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/85371
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
2024-11-30 05:03:59 +00:00
..
set-0 spd/lp5: Add Hynix memory part 2024-11-30 05:03:59 +00:00
set-1 spd/lp5: Add Hynix memory part 2024-11-30 05:03:59 +00:00
memory_parts.json spd/lp5: Add Hynix memory part 2024-11-30 05:03:59 +00:00
platforms_manifest.generated.txt util/spd_tools: Add Intel Panther Lake (PTL) platform 2024-08-09 09:24:18 +00:00