Lijian Zhao bf6a844580 include/device: Add pci ids for Intel CNL ... Change-Id: Ia76c391e04e1e11bd110764902b91ef4ed5e8490 Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/20308 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>		2017-06-27 16:50:26 +00:00
..
dram	device/dram/ddr3.h: Add brackets around macro	2017-06-22 15:21:49 +00:00
azalia.h	src/include: Remove use of binary constants	2017-03-13 17:22:59 +01:00
azalia_device.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
cardbus.h
device.h	device/device_util: Add function to determine bridge state	2017-06-02 18:51:13 +02:00
drm_dp_helper.h
early_smbus.h	include/device/early_smbus.h: Declare smbus write function	2016-11-23 22:52:58 +01:00
hypertransport.h
hypertransport_def.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
i2c.h	src/include: Open brace on same line as enum or struct	2017-03-12 15:46:23 +01:00
path.h	src/include: Open brace on same line as enum or struct	2017-03-12 15:46:23 +01:00
pci.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
pci_def.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
pci_ehci.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
pci_ids.h	include/device: Add pci ids for Intel CNL	2017-06-27 16:50:26 +00:00
pci_ops.h	PCI ops: Remove pci_mmio_xx() in ramstage	2016-12-06 20:47:49 +01:00
pci_rom.h	src/include: Wrap lines at 80 columns	2017-03-13 17:23:37 +01:00
pciexp.h
pcix.h
pnp.h	device/pnp: remove struct io_info	2017-06-13 15:21:58 +02:00
pnp_def.h
resource.h	lib: provide clearer devicetree semantics	2017-04-25 18:14:38 +02:00
smbus.h	src/include: Remove space between function name and parameters	2017-03-13 17:21:10 +01:00
smbus_def.h
spi.h	device: Add a new "SPI" device type	2017-02-16 08:41:28 +01:00