erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Brandon Breitenstein bf50c31184 soc/intel/tgl: Add configurable value for UsbTcPortEn 
As a requirement of TCSS this setting needs to be correctly set
to determine what Type-C ports are enabled on the platform. Without
this value correctly set there can be adverse effects on the other
TCSS specific values.

BUG=b:159151238
BRANCH=firmware-volteer-13672.B
TEST=Built image for Voxel and verified that S0ix cycles no longer
     fail when the IomPortPad is set to 0

Change-Id: I6c5260cda71041439fe89d15bd3cafd4052ef1e7
Signed-off-by: Brandon Breitenstein <brandon.breitenstein@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48813
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-by: Caveh Jalali <caveh@chromium.org>
2021-01-14 19:53:18 +00:00
..
acpi ACPI: Have single call-site for acpi_inject_nvsa() 2021-01-13 18:30:13 +00:00
arch arch/x86/Makefile.inc: Clean up generated assembly stubs 2021-01-08 08:10:04 +00:00
commonlib drivers/tpm: Implement full PPI 2020-12-21 02:38:20 +00:00
console lib/trace: Remove TRACE support 2020-12-02 23:35:58 +00:00
cpu build system: Structure and serialize INTERMEDIATE 2021-01-14 16:53:06 +00:00
device device/pci_device.c: Use same indents for switch/case 2021-01-12 13:33:59 +00:00
drivers drivers/genesyslogic/gl9763e: Add HS400ES compatibility settings 2021-01-12 04:52:16 +00:00
ec build system: Structure and serialize INTERMEDIATE 2021-01-14 16:53:06 +00:00
include ACPI: Have single call-site for acpi_inject_nvsa() 2021-01-13 18:30:13 +00:00
lib arch/x86: Move prologue to .init section 2021-01-07 11:02:03 +00:00
mainboard build system: Structure and serialize INTERMEDIATE 2021-01-14 16:53:06 +00:00
northbridge nb/intel/gm45: Guard macro parameters 2021-01-10 23:03:33 +00:00
security build system: Structure and serialize INTERMEDIATE 2021-01-14 16:53:06 +00:00
soc soc/intel/tgl: Add configurable value for UsbTcPortEn 2021-01-14 19:53:18 +00:00
southbridge build system: Structure and serialize INTERMEDIATE 2021-01-14 16:53:06 +00:00
superio src/superio: trim and move Makefile.inc, instead use wildcard matches 2020-12-27 14:46:07 +00:00
vendorcode {soc,vc,mb}/intel: Drop support for Cannon Lake SoC 2021-01-11 17:23:53 +00:00
Kconfig Kconfig: Show console debug options if loglevel override is set 2020-12-11 15:58:24 +00:00