erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/vendorcode/intel
History
Srinidhi N Kaushik 9a768be0a5 vendorcode/intel/fsp/fsp2_0/tgl: Update FSP header for Tiger Lake 
Update FSPM header to add Vtd related Upds for Tiger Lake platform
version 2457.

Signed-off-by: Srinidhi N Kaushik <srinidhi.n.kaushik@intel.com>
Change-Id: I063f921832a4e4a45eb6978b6dbb37b1ac7dde7f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/39168
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: caveh jalali <caveh@chromium.org>
Reviewed-by: Wonkyu Kim <wonkyu.kim@intel.com>
2020-03-03 10:19:39 +00:00
..
edk2 Make common macros double-evaluation safe 2019-04-04 19:38:31 +00:00
fsp vendorcode/intel/fsp/fsp2_0/tgl: Update FSP header for Tiger Lake 2020-03-03 10:19:39 +00:00
Kconfig soc/intel/fsp_baytrail: Drop support 2019-11-21 06:41:09 +00:00
Makefile.inc soc/intel/fsp_baytrail: Drop support 2019-11-21 06:41:09 +00:00