6e079dc120
Make intel_ht_sibling() available on all platforms. Will be used in MP init to only write "Core" MSRs from one thread on HyperThreading enabled platforms, to prevent race conditions and resulting #GP if MSRs are written twice or are already locked. Change-Id: I5d000b34ba4c6536dc866fbaf106b78e905e3e35 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35619 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
20 lines
943 B
Makefile
20 lines
943 B
Makefile
# Note: From here on down, we are socket-centric. Socket choice determines
|
|
# what other CPU files are included.
|
|
#
|
|
# Therefore: ONLY include Makefile.inc from socket directories!
|
|
|
|
subdirs-$(CONFIG_CPU_INTEL_FIRMWARE_INTERFACE_TABLE) += fit
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_441) += socket_441
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_BGA956) += socket_BGA956
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_FCBGA559) += socket_FCBGA559
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_M) += socket_m
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_P) += socket_p
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_MPGA604) += socket_mPGA604
|
|
subdirs-$(CONFIG_NORTHBRIDGE_INTEL_NEHALEM) += model_2065x
|
|
subdirs-$(CONFIG_NORTHBRIDGE_INTEL_SANDYBRIDGE) += model_206ax
|
|
subdirs-$(CONFIG_NORTHBRIDGE_INTEL_HASWELL) += haswell
|
|
subdirs-$(CONFIG_NORTHBRIDGE_INTEL_FSP_RANGELEY) += fsp_model_406dx
|
|
subdirs-$(CONFIG_CPU_INTEL_SLOT_1) += slot_1
|
|
subdirs-$(CONFIG_CPU_INTEL_SOCKET_LGA775) += socket_LGA775
|
|
|
|
subdirs-y += common
|