erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/soc/intel
History
Sean Rhodes 9d894b8563 soc/intel/apollolake: Hook up C1e to enhanced_cstates 
Hook up C1e FSP S UPD which enables enhanced C-states, to
enhanced_cstates. This allows it to be enabled in the
devicetree with a value of "1" as the default is disabled.

C1e exists on both APL and GLK, and has been there since their
initial releases.

Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Change-Id: Ie803a75ac9fb64a6c21b31baeea7b736e4fbf5fa
Reviewed-on: https://review.coreboot.org/c/coreboot/+/64708
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
2022-06-20 12:07:52 +00:00
..
alderlake soc/intel/alderlake: Skip PCIe source clock assignment if incorrect 2022-06-18 04:35:37 +00:00
apollolake soc/intel/apollolake: Hook up C1e to enhanced_cstates 2022-06-20 12:07:52 +00:00
baytrail CBMEM: Change declarations for initialization hooks 2022-05-20 07:15:39 +00:00
braswell CBMEM: Change declarations for initialization hooks 2022-05-20 07:15:39 +00:00
broadwell CBMEM: Change declarations for initialization hooks 2022-05-20 07:15:39 +00:00
cannonlake soc/intel/cannonlake/acpi: Replace LLessEqual(a,b) with ASL 2.0 syntax 2022-06-09 09:00:56 +00:00
common soc/intel/{alderlake, common}: Rename the pre_mem_ft structure 2022-06-17 19:47:11 +00:00
denverton_ns soc/intel/denverton_ns: enable Denverton to use common msr defines 2022-06-17 14:53:18 +00:00
elkhartlake soc/intel/elkhartlake: Remove board related vboot kconfigs from soc 2022-06-05 19:45:11 +00:00
icelake soc/intel: Rename heci_init to cse_init 2022-06-04 14:44:04 +00:00
jasperlake soc/intel: Rename heci_init to cse_init 2022-06-04 14:44:04 +00:00
meteorlake soc/intel/meteorlake: Refactor bootblock SoC programming code 2022-06-06 17:52:32 +00:00
quark CBMEM: Change declarations for initialization hooks 2022-05-20 07:15:39 +00:00
skylake soc/intel/skylake: Define macro TOTAL_PADS 2022-06-17 14:38:33 +00:00
tigerlake soc/intel: Rename heci_init to cse_init 2022-06-04 14:44:04 +00:00
xeon_sp soc/intel/xeon_sp: Define macro TOTAL_PADS 2022-06-17 14:38:47 +00:00
Kconfig fsp2_0: Gather Kconfig declarations 2020-04-05 23:26:24 +00:00
Makefile.inc soc/intel/common/cse: Add support for stitching CSE components 2021-10-19 16:09:08 +00:00