erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/soc
History
Maxim Polyakov 95636813a4 src/pci_ids: add missing Intel Skylake iGPU PCIIDs 
Adds missing Intel HD/Iris iGPU PCI IDs for Skylake processors

These changes are in accordance with the documentation:
[*] page 11-12, Intel(R) Open Source HD Graphics, Intel Iris(TM)
    Graphics, and Intel Iris(TM) Pro Graphics, Programmer's Reference
    Manual. Volume 4: Configurations. May 2016, Revision 1.0
    Doc Ref # IHD-OS-SKL-Vol 4-05.16

Change-Id: I0ba6e58ec3916dceea00519ac5a51503573e8935
Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35493
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2019-10-04 16:22:16 +00:00
..
amd soc/amd/common/block/spi/fch_spi_ctrl.c: Fix SPI vendor id code 2019-09-26 09:33:00 +00:00
cavium arm64: Uprev Arm TF and adjust to BL31 parameter changes 2019-09-14 05:01:16 +00:00
imgtec cpu,mb,soc: Init missing lb_serial struct fields 2019-09-19 09:28:10 +00:00
intel src/pci_ids: add missing Intel Skylake iGPU PCIIDs 2019-10-04 16:22:16 +00:00
mediatek mediatek/mt8183: Rename fields of struct sdram_params 2019-10-02 11:17:25 +00:00
nvidia cpu,mb,soc: Init missing lb_serial struct fields 2019-09-19 09:28:10 +00:00
qualcomm soc/qualcomm/ipq40xx: Remove unnecessary allocation 2019-09-20 07:18:43 +00:00
rockchip arm64: Uprev Arm TF and adjust to BL31 parameter changes 2019-09-14 05:01:16 +00:00
samsung cpu,mb,soc: Init missing lb_serial struct fields 2019-09-19 09:28:10 +00:00
sifive soc/sifive/fu540: add code for spi and map flash to memory spaces 2019-08-12 08:35:17 +00:00
ucb