Felix Singer 923b175f7e soc/intel/cnl: Allow using the remaining Comet Lake FSPs ... To allow using the 3 remaining Comet Lake SoCs, add a new Kconfig option for each of them and configure the paths to FSP header files and FSP binary. Change-Id: I4272a6ee08e19769a8a17c93bb3ce2421be0bbc9 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44954 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Michael Niewöhner		2020-09-03 21:13:42 +00:00
..
amd	soc/amd/picasso: Only build PSP bootloader & verstage into RO	2020-09-03 16:30:48 +00:00
cavium	symbols: Change implementation details of DECLARE_OPTIONAL_REGION()	2020-08-27 22:11:17 +00:00
intel	soc/intel/cnl: Allow using the remaining Comet Lake FSPs	2020-09-03 21:13:42 +00:00
mediatek	{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistent	2020-09-01 03:06:04 +00:00
nvidia	{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistent	2020-09-01 03:06:04 +00:00
qualcomm	src: Drop redundant 'select BOOTBLOCK_CONSOLE'	2020-09-02 07:16:42 +00:00
rockchip	{include,mb,soc,sb,vendorcode}: Make hexadecimal notation consistent	2020-09-01 03:06:04 +00:00
samsung	src/soc/samsung/exynos{5250,s5420}: Add missing <{stddef,stdint}.h>	2020-07-29 09:34:55 +00:00
sifive	soc/sifive: Drop unneeded empty lines	2020-08-24 09:16:48 +00:00
ti	cpu/ti/am335x: Move from cpu to soc in tree	2020-08-19 07:17:37 +00:00
ucb	soc/ucb/riscv: Add chip_operations stub	2020-05-28 09:30:35 +00:00