This includes the Cedar Island FSP which is used by xeon_sp/cpx. Also updates EHL FSP to latest MR1 version. Change-Id: I1c2d440ce0f20a0922e5d91f615771843281fca6 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/57488 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Lean Sheng Tan <lean.sheng.tan@intel.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> |
||
|---|---|---|
| .. | ||
| amd_blobs@75c8cb5351 | ||
| arm-trusted-firmware@586aafa3a4 | ||
| blobs@f388b6794e | ||
| chromeec@4c21b57eb9 | ||
| cmocka@672c5cee79 | ||
| ffs@3ec70fbc45 | ||
| fsp@10eae55b8e | ||
| intel-microcode@3f97690f0d | ||
| intel-sec-tools@0031ac7344 | ||
| libgfxinit@1b04c517b3 | ||
| libhwbase@fc2102f560 | ||
| opensbi@215421ca61 | ||
| qc_blobs@98db38671b | ||
| stm@1f3258261a | ||
| vboot@c5a482edd5 | ||