erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Angel Pons c3aa659286 soc/intel/cannonlake: Read HPR_CAUSE0 register 
Log the Host Partition Reset Causes (HPR_CAUSE0) register, as done on
newer platforms.

Change-Id: I35261cefae67649fb7824e5ef3d7eb10add36a53
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/67482
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
2022-09-14 14:07:43 +00:00
..
acpi drivers/intel/dptf: Add multiple fan support under dptf 2022-09-04 16:48:07 +00:00
arch src: remove force-included header rules.h from individual files 2022-09-06 17:57:31 +00:00
commonlib cbfs/vboot: Adapt to new vb2_digest API 2022-09-02 23:51:29 +00:00
console console/vtxprintf.c: Use | operator for bit operation instead of + 2022-09-14 14:06:34 +00:00
cpu timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
device device/dram: Reformat code 2022-09-13 13:06:05 +00:00
drivers timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
ec timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
include timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
lib timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
mainboard mb/google/geralt: Raise little core CPU frequency from 500MHz to 2GHz 2022-09-14 11:56:27 +00:00
northbridge nb/intel: Use "if (!ptr)" in preference to "if (ptr == NULL)" 2022-09-14 12:01:24 +00:00
sbom
security timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
soc soc/intel/cannonlake: Read HPR_CAUSE0 register 2022-09-14 14:07:43 +00:00
southbridge timer: Change timer util functions to 64-bit 2022-09-14 11:55:39 +00:00
superio
vendorcode vc/intel/fsp: Update ADL N FSP headers from v3267.01 to v3301.00 2022-09-04 16:08:32 +00:00
Kconfig