The port0 and port1 registers were swapped, which meant it did not work to apply the DTLE settings to the correct SATA port. This was tested on an unreleased mainboard but is verified with the documentation to be the correct register addresses now. Change-Id: Ifb8890a563a741129ec8ddf72e73ab021c7d33da Signed-off-by: Duncan Laurie <dlaurie@google.com> Reviewed-on: https://review.coreboot.org/12793 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> |
||
|---|---|---|
| .. | ||
| broadcom/cygnus | ||
| imgtec/pistachio | ||
| intel | ||
| marvell/bg4cd | ||
| mediatek/mt8173 | ||
| nvidia | ||
| qualcomm/ipq806x | ||
| rockchip/rk3288 | ||
| samsung | ||
| ucb/riscv | ||