erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/cpu
History
Subrata Banik 6c8a040ec5 cpu/x86/mtrr: Replace CONFIG_CPU_ADDR_BITS with cpu_phys_address_size() 
This patch helps to generate correct MTRR mask value while
using set_var_mtrr().

example:
set_var_mtrr(1, 0x99000000, 16*MiB, WP)

without CL :
0x0000000099000005: PHYBASE2: Address = 0x0000000099000000, WP
0x0000000fff000800: PHYMASK2: Length  = 0x0000007001000000, Valid

with CL :
0x0000000099000005: PHYBASE1: Address = 0x0000000099000000, WP
0x0000007fff000800: PHYMASK1: Length  = 0x0000000001000000, Valid

Change-Id: Ie3185dd8d4af73ec0605e19e9aa4223f2c2ad462
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/34753
Reviewed-by: V Sowmya <v.sowmya@intel.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2019-08-08 04:57:09 +00:00
..
amd src: Add missing include <device/pci_ops.h> 2019-07-12 17:10:56 +00:00
armltd vboot2: add verstage 2015-01-27 01:41:40 +01:00
intel lib/stage_cache: Refactor Kconfig options 2019-08-08 04:50:33 +00:00
qemu-power8 arch/non-x86: Flip HAVE_MONOTONIC_TIMER default 2019-07-09 13:07:38 +00:00
qemu-x86 arch/x86: Flip HAVE_MONOTONIC_TIMER default 2019-07-09 13:36:18 +00:00
ti arch/non-x86: Flip HAVE_MONOTONIC_TIMER default 2019-07-09 13:07:38 +00:00
via arch/x86: Flip HAVE_MONOTONIC_TIMER default 2019-07-09 13:36:18 +00:00
x86 cpu/x86/mtrr: Replace CONFIG_CPU_ADDR_BITS with cpu_phys_address_size() 2019-08-08 04:57:09 +00:00
Kconfig arch/x86: Drop Kconfig AP_SIPI_VECTOR 2019-01-13 08:37:01 +00:00
Makefile.inc Untangle CBFS microcode updates 2019-01-10 09:24:02 +00:00