erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/cpu
History
Philipp Deppenwiese 64e2d19082 security/tpm: Move tpm TSS and TSPI layer to security section 
* Move code from src/lib and src/include into src/security/tpm
* Split TPM TSS 1.2 and 2.0
* Fix header includes
* Add a new directory structure with kconfig and makefile includes

Change-Id: Id15a9aa6bd367560318dfcfd450bf5626ea0ec2b
Signed-off-by: Philipp Deppenwiese <zaolin@das-labor.org>
Reviewed-on: https://review.coreboot.org/22103
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
2018-01-18 01:35:31 +00:00
..
allwinner mb/*/*: Remove rtc nvram configurable baud rate 2017-09-23 11:06:25 +00:00
amd AGESA f15 boards: Remove - using LATE_CBMEM_INIT 2018-01-17 13:23:33 +00:00
armltd
intel security/tpm: Move tpm TSS and TSPI layer to security section 2018-01-18 01:35:31 +00:00
qemu-power8 Constify struct cpu_device_id instances 2017-11-23 05:00:17 +00:00
qemu-x86 Constify struct cpu_device_id instances 2017-11-23 05:00:17 +00:00
ti mb/*/*: Remove rtc nvram configurable baud rate 2017-09-23 11:06:25 +00:00
via Constify struct cpu_device_id instances 2017-11-23 05:00:17 +00:00
x86 Intel sch board & chip: Remove - using LATE_CBMEM_INIT 2018-01-15 23:23:30 +00:00
Kconfig cpu: assume SSE if SSE2 is selected 2017-11-04 00:34:20 +00:00
Makefile.inc DMP Vortex86ex board & chip: Remove - using LATE_CBMEM_INIT 2018-01-15 23:23:17 +00:00