erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Jonathan Neuschäfer 62bd9f93dd arch/riscv: Only initialize virtual memory if it's available 
And do the detection just before the initialization.

Change-Id: I9a52430262f799baa298dc4f4ea459880abe250e
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/15831
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2016-07-28 18:20:05 +02:00
..
acpi arch/x86: provide common Intel ACPI hardware definitions 2016-07-15 08:31:21 +02:00
arch arch/riscv: Only initialize virtual memory if it's available 2016-07-28 18:20:05 +02:00
commonlib cbmem: share additional time stamps IDs 2016-07-20 22:09:24 +02:00
console skylake/mainboard: Define mainboard hook in bootblock 2016-07-28 05:17:03 +02:00
cpu cpu/x86: Support CPUs without rdmsr/wrmsr instructions 2016-07-27 13:50:11 +02:00
device bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00
drivers intel/fsp1_1: Add C entry support to locate FSP Temp RAM Init 2016-07-28 05:29:46 +02:00
ec skylake/mainboard: Define mainboard hook in bootblock 2016-07-28 05:17:03 +02:00
include bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00
lib skylake/mainboard: Define mainboard hook in bootblock 2016-07-28 05:17:03 +02:00
mainboard skylake/devicetree: Add LPC EC decode range 2016-07-28 05:17:56 +02:00
northbridge bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00
soc intel/fsp1_1: Add C entry support to locate FSP Temp RAM Init 2016-07-28 05:29:46 +02:00
southbridge bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00
superio sio/winbond/w83667hg-a: Add pinmux defines for UART B 2016-05-29 19:34:54 +02:00
vboot bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00
vendorcode chromeos/gnvs: Clean up use of vboot handoff 2016-07-28 00:40:20 +02:00
Kconfig bootmode: Get rid of CONFIG_BOOTMODE_STRAPS 2016-07-28 00:36:22 +02:00