| .. |
|
car
|
cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup
|
2019-01-15 11:38:01 +00:00 |
|
common
|
cpu/intel/common: Fix generated exception if not supported VMX
|
2019-01-09 09:49:50 +00:00 |
|
fit
|
CPU/intel: Add missing license headers
|
2016-02-14 22:45:15 +01:00 |
|
fsp_model_406dx
|
Untangle CBFS microcode updates
|
2019-01-10 09:24:02 +00:00 |
|
haswell
|
cpu/intel: Use the common code to initialize the romstage timestamps
|
2019-01-09 09:56:06 +00:00 |
|
hyperthreading
|
src: Remove unneeded include "{arch,cpu}/cpu.h"
|
2018-11-12 09:22:18 +00:00 |
|
microcode
|
buildsystem: Promote rules.h to default include
|
2019-01-16 11:51:07 +00:00 |
|
model_6bx
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_6dx
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_6ex
|
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
|
2018-12-20 22:18:05 +00:00 |
|
model_6fx
|
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
|
2018-12-20 22:18:05 +00:00 |
|
model_6xx
|
3rdparty/blobs: Update for current Intel microcode
|
2019-01-10 09:24:47 +00:00 |
|
model_65x
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_67x
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_68x
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_69x
|
src/cpu: Remove unneeded includes
|
2018-06-01 16:27:00 +00:00 |
|
model_106cx
|
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
|
2018-12-20 22:18:05 +00:00 |
|
model_206ax
|
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
|
2018-12-20 22:18:05 +00:00 |
|
model_1067x
|
cpu/intel/common: decouple IA32_FEATURE_CONTROL lock from set_vmx()
|
2018-12-20 22:18:05 +00:00 |
|
model_2065x
|
arch/x86: SSE2 implies SSE support
|
2018-12-28 06:41:29 +00:00 |
|
model_f2x
|
cpu/intel/model_{6xx,f2x,f3x,f4x}: Remove unneeded include
|
2018-06-06 10:25:55 +00:00 |
|
model_f3x
|
nb/intel/i945: Use common SMM_TSEG code
|
2018-12-03 10:18:14 +00:00 |
|
model_f4x
|
src/cpu/intel/model_f4x: Update cpu_table
|
2018-12-28 12:26:08 +00:00 |
|
slot_1
|
src: Remove unneeded include "{arch,cpu}/cpu.h"
|
2018-11-12 09:22:18 +00:00 |
|
smm/gen1
|
cpu/intel/gen1/smmrelocate: Check for sanity on SMRR
|
2019-01-14 12:09:41 +00:00 |
|
socket_441
|
nb/intel/i945: Switch to POSTCAR_STAGE
|
2018-06-05 07:48:58 +00:00 |
|
socket_BGA956
|
nb/intel/gm45: Switch to POSTCAR_STAGE
|
2018-06-05 07:49:30 +00:00 |
|
socket_BGA1284
|
cpu/intel: Add socket BGA1284
|
2015-11-10 00:19:01 +01:00 |
|
socket_FCBGA559
|
cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup
|
2019-01-15 11:38:01 +00:00 |
|
socket_FCBGA1023
|
arch/x86: SSE2 implies SSE support
|
2018-12-28 06:41:29 +00:00 |
|
socket_LGA775
|
nb/intel/x4x: Switch to POSTCAR_STAGE
|
2018-06-05 07:49:20 +00:00 |
|
socket_LGA1155
|
cpu/intel/model_206ax: Use tsc monotonic timer
|
2017-06-09 16:27:19 +02:00 |
|
socket_mFCPGA478
|
cpu/intel/socket_mFCPGA478/Kconfig: Add MODEL_6{9,D}X
|
2018-11-19 08:13:49 +00:00 |
|
socket_mPGA478
|
Remove leftover Intel CPU support
|
2018-05-24 17:23:41 +00:00 |
|
socket_mPGA478MN
|
nb/intel/gm45: Switch to POSTCAR_STAGE
|
2018-06-05 07:49:30 +00:00 |
|
socket_mPGA604
|
aopen/dxplplusu: Switch to C_ENVIRONMENT_BOOTBLOCK
|
2019-01-13 08:38:13 +00:00 |
|
socket_rPGA988B
|
Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig
|
2015-08-25 17:36:45 +00:00 |
|
socket_rPGA989
|
Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig
|
2015-08-25 17:36:45 +00:00 |
|
speedstep
|
arch/x86/acpigen.c: Add a method to notify all CPU cores
|
2018-11-29 12:19:31 +00:00 |
|
thermal_monitoring
|
CPU/intel: Add missing license headers
|
2016-02-14 22:45:15 +01:00 |
|
turbo
|
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
|
2018-10-11 21:06:53 +00:00 |
|
Kconfig
|
cpu/intel/socket_FCBGA559: Use the non-evict cache as ram setup
|
2019-01-15 11:38:01 +00:00 |
|
Makefile.inc
|
northbridge/intel/fsp_*: Remove legacy SoCs
|
2018-11-19 15:43:37 +00:00 |