erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/cpu/intel
History
Martin Roth 58562405c8 Revert "Remove FSP Rangeley SOC and mohonpeak board support" 
This chip is still being used and should not have been deleted.  It's
a current intel chip, and doesn't even require an ME binary.

This reverts commit 959478a763.

Change-Id: I78594871f87af6e882a245077b59727e15f8021a
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: http://review.coreboot.org/11860
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marc@marcjonesconsulting.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
2015-10-14 22:49:03 +00:00
..
car x86: Drop -Wa,--divide 2015-07-07 18:30:55 +02:00
ep80579 cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
fit arch/x86/bootblock: Do not include non-code files in bootblock.S 2015-10-08 19:11:24 +00:00
fsp_model_406dx Revert "Remove FSP Rangeley SOC and mohonpeak board support" 2015-10-14 22:49:03 +00:00
haswell cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
hyperthreading {arch,cpu,drivers,ec}: Don't hide pointers behind typedefs 2014-10-27 23:40:05 +01:00
microcode Add SoC specific microcode update check in ramstage 2015-07-29 20:26:22 +02:00
model_6bx cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_6dx cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_6ex cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_6fx cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_6xx cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_65x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_67x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_68x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_69x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_106cx cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_206ax cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_1067x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_2065x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_f0x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_f1x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_f2x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_f3x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
model_f4x cpu: microcode: Use microcode stored in binary format 2015-09-30 06:57:19 +00:00
slot_1 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
slot_2 Remove empty lines at end of file 2015-06-08 00:55:07 +02:00
smm/gen1 Create i945-ivy smm tseg init based on ivy code. 2015-06-09 19:52:27 +02:00
socket_441 cpu: get rid of socket source code 2015-05-04 22:18:23 +02:00
socket_BGA956 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_FC_PGA370 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_LGA771 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_LGA775 cpu: get rid of socket source code 2015-05-04 22:18:23 +02:00
socket_LGA1155 cpu: get rid of socket source code 2015-05-04 22:18:23 +02:00
socket_mFCBGA479 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_mFCPGA478 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_mPGA478 cpu: get rid of socket source code 2015-05-04 22:18:23 +02:00
socket_mPGA479M x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_mPGA603 cpu: get rid of socket source code 2015-05-04 22:18:23 +02:00
socket_mPGA604 Remove empty lines at end of file 2015-06-08 00:55:07 +02:00
socket_PGA370 x86: remove cpu_incs as romstage Make variable 2015-09-04 15:09:32 +00:00
socket_rPGA988B Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig 2015-08-25 17:36:45 +00:00
socket_rPGA989 Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in Kconfig 2015-08-25 17:36:45 +00:00
speedstep device_ops: add device_t argument to acpi_fill_ssdt_generator 2015-06-05 21:11:43 +02:00
thermal_monitoring
turbo Remove address from GPLv2 headers 2015-05-21 20:50:25 +02:00
Kconfig Revert "Remove FSP Rangeley SOC and mohonpeak board support" 2015-10-14 22:49:03 +00:00
Makefile.inc Revert "Remove FSP Rangeley SOC and mohonpeak board support" 2015-10-14 22:49:03 +00:00