erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Paul Kocialkowski 536f5a7eb9 tegra132, tegra210: Fix "becasue" typo in comments 
This renames "becasue" occurrences to "because".

Change-Id: I7862ce6a865cb1525ca1cef69c2eb1e90cc76a9d
Signed-off-by: Paul Kocialkowski <contact@paulk.fr>
Reviewed-on: https://review.coreboot.org/14735
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
2016-05-09 07:45:18 +02:00
..
acpi acpi/: add missing license header 2016-01-14 22:52:11 +01:00
arch arch/armv7: Fix end index calculation in mmu_config_range_kb 2016-05-09 06:44:32 +02:00
commonlib ensure correct byte ordering for cbfs segment list 2016-04-25 23:30:00 +02:00
console arch/x86: introduce postcar stage/phase 2016-03-23 14:24:30 +01:00
cpu cpu/x86: don't treat all chipsets the same regarding XIP_ROM_SIZE 2016-05-06 16:49:37 +02:00
device payloads: add iPXE 'payload' build 2016-04-13 17:45:37 +02:00
drivers lib/prog_loaders: Allow platforms to skip stage cache 2016-05-09 05:02:22 +02:00
ec ec/google/chromeec/ec_lpc: Declare used IO ports as a resource 2016-05-06 18:59:00 +02:00
include cpu/x86/mp_init: reduce exposure of internal implementation 2016-05-06 16:47:54 +02:00
lib lib/prog_loaders: Allow platforms to skip stage cache 2016-05-09 05:02:22 +02:00
mainboard siemens/mc_tcu3: Fix spelling of *set up* 2016-05-09 05:30:48 +02:00
northbridge intel/pineview: Don't try to store 34 bits in 32 2016-05-08 21:36:32 +02:00
soc tegra132, tegra210: Fix "becasue" typo in comments 2016-05-09 07:45:18 +02:00
southbridge rdc/r8610: Move to src/soc 2016-05-05 20:08:58 +02:00
superio superio/smsc/mec1308: Fix AddressMax value for SMBX mailbox 2016-04-13 23:39:28 +02:00
vendorcode xip: Do not pass --xip for early stages if CAR supports code execution 2016-05-09 05:01:58 +02:00
Kconfig lib/prog_loaders: Allow platforms to skip stage cache 2016-05-09 05:02:22 +02:00