erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/northbridge/amd
History
Marshall Dawson 007294bc5f UPSTREAM: amd/pi/00670F00: Reserve A0000-FFFFF 
Claim memory-mapped regions in the legacy area.

Claim an MMIO resource for the A000 and B000 segments, and reserved
resource for C000 through F000 segments.

These changes allow code and information to be retained in the event
unused regions get wiped.

Original-Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Reviewed-by: Marc Jones <marcj303@gmail.com>
(cherry picked from commit d612d4fe69881609d42053496409c452e1014947)

BUG=none
BRANCH=none
TEST=none

Change-Id: Ic5f61a63499db3b882f06ec4c8642519196d1a88
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 6a7ebd4e08
Original-Change-Id: I9c47c919bbfd0edccf752e052f32d1e47c1a1324
Original-Signed-off-by: Marc Jones <marcj303@gmail.com>
Original-Reviewed-on: https://review.coreboot.org/19156
Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Original-Tested-by: build bot (Jenkins)
Reviewed-on: https://chromium-review.googlesource.com/494048
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
2017-05-02 20:24:10 -07:00
..
agesa UPSTREAM: lib: provide clearer devicetree semantics 2017-04-26 13:36:55 -07:00
amdfam10 UPSTREAM: [nb|sb]/amd/[amdfam10|sb700]: Add LPC bridge ACPI names for NB/SB 2017-04-18 13:19:06 -07:00
amdht UPSTREAM: nb/amd/amdht: Use variable for function name 2017-03-07 14:15:54 -08:00
amdk8 UPSTREAM: nb/amdk8: Link coherent_ht.c 2017-04-28 22:25:38 -07:00
amdmct UPSTREAM: Revert "nb/amd/mct_ddr3: Fix RDIMM training failure on Fam15h" 2017-03-06 07:04:33 -08:00
cimx UPSTREAM: northbridge/amd: Improve code formatting 2016-09-22 08:55:56 -07:00
gx2 UPSTREAM: northbridge/amd: Improve code formatting 2016-09-22 08:55:56 -07:00
lx UPSTREAM: northbridge/amd/lx: Remove commented code 2016-10-11 14:32:36 -07:00
pi UPSTREAM: amd/pi/00670F00: Reserve A0000-FFFFF 2017-05-02 20:24:10 -07:00