coreboot/src/vendorcode
Aaron Durbin 8bc896f712 Kconfig: provide MAINBOARD_HAS_TPM_CR50 option
The CR50 TPM can do both SPI and I2C communication. However,
there's situations where policy needs to be applied for CR50
generically regardless of the I/O transport. Therefore add
MAINBOARD_HAS_TPM_CR50 to encompass that.  Additionally,
once the mainboard has selected CR50 TPM automatically select
MAINBOARD_HAS_TPM2 since CR50 TPM is TPM 2.0.

Change-Id: I878f9b9dc99cfb0252d6fef7fc020fa3d391fcec
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://review.coreboot.org/19370
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins)
2017-04-24 22:02:55 +02:00
..
amd AGESA f14: Fix memory clock register decoding 2017-04-08 15:19:09 +02:00
google Kconfig: provide MAINBOARD_HAS_TPM_CR50 option 2017-04-24 22:02:55 +02:00
intel KBL: Update FSP headers - upgrade to FSP 2.0.0 2017-04-07 21:59:53 +02:00
siemens vendorcode/siemens: Ensure a given info block is available for a field 2016-12-06 09:59:11 +01:00
Makefile.inc vendorcode/siemens: Add hwilib for Siemens specific info struct 2016-04-28 08:15:47 +02:00