erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/soc/intel
History
Tyler Wang 4095291808 src/soc/intel/jasperlake/spd: Update SPDs 
Due to CL:55000 modified MT53E1G32D2NP-046 WT:B settings
and CL:56597 add new memory in global_lp4x_mem_parts.json.txt,
update SPDs using gen_spd.go for JSL:

Modify:
1.MT53E1G32D2NP-046 WT:B(lp4x-spd-5.hex --> lp4x-spd-3.hex)

Add:
1.H54G46CYRBX267,lp4x-spd-1.hex
2.H54G56CYRBX247,lp4x-spd-3.hex
3.K4U6E3S4AB-MGCL,lp4x-spd-1.hex
4.K4UBE3D4AB-MGCL,lp4x-spd-3.hex

BUG=b:199032134
TEST=emerge-dedede coreboot

Signed-off-by: Tyler Wang <tyler.wang@quanta.corp-partner.google.com>
Change-Id: I45b9275403fc4166fc56ae4c368c7a222141e150
Reviewed-on: https://review.coreboot.org/c/coreboot/+/57587
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
2021-09-14 23:19:01 +00:00
..
alderlake soc/intel/alderlake: Align board type as per FSP v2347_00 2021-09-10 23:00:47 +00:00
apollolake cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
baytrail cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
braswell cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
broadwell soc/intel/broadwell: Set FADT duty_offset to 0 2021-09-09 14:37:42 +00:00
cannonlake soc/intel/cannonlake: Switch to runtime generation of Intel Power Engine 2021-09-10 21:57:20 +00:00
common soc/intel/common: Delete pep.asl 2021-09-10 21:58:36 +00:00
denverton_ns cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
elkhartlake soc/intel/elkhartlake: Switch to runtime generation of Power Engine 2021-09-10 21:57:43 +00:00
icelake cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
jasperlake src/soc/intel/jasperlake/spd: Update SPDs 2021-09-14 23:19:01 +00:00
quark cpu/x86/tsc: Deduplicate Makefile logic 2021-09-08 14:35:16 +00:00
skylake soc/intel/skylake: Switch to runtime generation of Intel Power Engine 2021-09-10 21:58:23 +00:00
tigerlake soc/intel/tgl: Enable USB4 resources based on common Kconfig 2021-09-13 22:42:55 +00:00
xeon_sp mb/ocp: Remove superfluous FSP header CPP inclusion 2021-09-09 14:41:07 +00:00
Kconfig