Xiang Wang 3b5351d044 riscv: add spin lock support ... Add spin lock support for riscv. Change-Id: I7e93fb8b35c4452f0fe3f7f4bcc6f7aa4e042451 Signed-off-by: Xiang Wang <wxjstz@126.com> Reviewed-on: https://review.coreboot.org/27356 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>		2018-09-04 12:35:47 +00:00
..
arm	src/arch: Fix typo	2018-08-09 15:56:02 +00:00
arm64	arm64: Factor out common parts of romstage execution flow	2018-08-17 21:29:46 +00:00
mips	arch: Retire cache_sync_instructions() from <arch/cache.h> (except arm)	2018-08-07 20:55:58 +00:00
power8	arch: Retire cache_sync_instructions() from <arch/cache.h> (except arm)	2018-08-07 20:55:58 +00:00
riscv	riscv: add spin lock support	2018-09-04 12:35:47 +00:00
x86	acpi: Hide Chrome and coreboot specific devices	2018-08-28 15:14:42 +00:00