erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/cpu/intel/car
History
Elyes HAOUAS 98ff4e762b UPSTREAM: src/cpu: Improve code formatting 
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/16391
Tested-by: build bot (Jenkins)
Reviewed-by: Andrew Wu <arw@dmp.com.tw>
Reviewed-by: Antonello Dettori <dev@dettori.io>

Change-Id: I17d5efe382da5301a9f5d595186d0fb7576725ca
Reviewed-on: https://chromium-review.googlesource.com/381655
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
2016-09-07 00:16:15 -07:00
..
cache_as_ram.inc UPSTREAM: intel car: Remove guard on XIP_ROM_SIZE 2016-07-23 13:04:52 -07:00
cache_as_ram_ht.inc UPSTREAM: src/cpu: Improve code formatting 2016-09-07 00:16:15 -07:00
romstage.c UPSTREAM: intel: Fix romstage main() with asmlinkage 2016-06-21 17:13:34 -07:00