erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Peter Lemenkov 2653cdbe0c mb/lenovo/z61t: Add VBT-file 
This file was extracted directly from the vendor's firmware ver. 2.27.

Change-Id: Ic2d2b259f3b535a791c9dcfdf962c03a0bab87a2
Signed-off-by: Peter Lemenkov <lemenkov@gmail.com>
Reviewed-on: https://review.coreboot.org/29148
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
2018-10-18 06:42:52 +00:00
..
acpi arch/x86: Add common AMD ACPI hardware definitions 2017-11-10 19:15:38 +00:00
arch arch/x86/exception: Improve the readability of a comment 2018-10-17 12:01:51 +00:00
commonlib commonlib/storage: Make pci sdhci code compile in romstage 2018-10-11 10:57:07 +00:00
console Move compiler.h to commonlib 2018-10-08 16:57:27 +00:00
cpu src: Move common IA-32 MSRs to <cpu/x86/msr.h> 2018-10-11 21:06:53 +00:00
device Move compiler.h to commonlib 2018-10-08 16:57:27 +00:00
drivers drivers/intel/fsp2_0: Add new config option to support FSP CAR 2018-10-17 06:06:49 +00:00
ec ec/google/chromeec: Add support for querying ec board id in smm stage 2018-10-11 23:58:10 +00:00
include soc/intel/cannonlake: Add new cannon lake PCH-H support 2018-10-17 12:16:21 +00:00
lib selfboot: remove bounce buffers 2018-10-11 17:42:41 +00:00
mainboard mb/lenovo/z61t: Add VBT-file 2018-10-18 06:42:52 +00:00
northbridge nb/intel/x4x: Fix P45 CAPID max frequency 2018-10-15 12:51:31 +00:00
security vboot: do not extend PCRs on resume from S3 2018-10-17 12:04:58 +00:00
soc soc/intel/cannonlake: Add CNP PCH-H gpio pin definitions 2018-10-17 12:16:47 +00:00
southbridge sb/intel/i82801jx: Use macros for LPC_EN 2018-10-15 12:51:18 +00:00
superio superio/ite/it8721f: Add SuperIO ACPI declarations 2018-08-21 14:45:36 +00:00
vendorcode vc/google/chromeos/ec: remove EC hibernate in cr50 update path 2018-10-15 13:56:01 +00:00
Kconfig src/Kconfig: Drop a superfluous word 2018-10-01 15:28:47 +00:00