erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Angel Pons 244a425efd sb/intel/lynxpoint: Correct SATA DTLE IOBP registers 
Testing shows that these registers are backwards. Use the definitions
from Broadwell instead. All affected boards use the same value for both.

Change-Id: Ie47c9fddc2e9e15ce4c64821ea3a69356ac31b1a
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47234
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
2020-11-07 14:19:34 +00:00
..
acpi soc/intel/skl,acpi/acpigen: convert global CPPC package to local one 2020-11-04 09:40:21 +00:00
arch arch/x86/smbios: Populate SMBIOS type 7 with cache information 2020-10-26 06:54:04 +00:00
commonlib lib/libpayload: Replace strapping_ids with new board configuration entry 2020-10-30 15:25:28 +00:00
console console/init: Drop CONSOLE_LEVEL_CONST 2020-10-26 06:48:45 +00:00
cpu cpu/intel/haswell: Move smmrelocate.c MSR definitions to header 2020-11-03 19:12:01 +00:00
device azalia: Treat all negative return values as errors 2020-11-02 10:41:15 +00:00
drivers soc/intel/common: Create common Intel FSP reset code block 2020-11-02 10:43:40 +00:00
ec ec/google/chromeec: Remove the check for Internal TypeC MUX 2020-11-05 19:06:31 +00:00
include acpi/acpi.h: Update region spaces 2020-11-04 09:40:40 +00:00
lib lib/libpayload: Replace strapping_ids with new board configuration entry 2020-10-30 15:25:28 +00:00
mainboard mb/intel/adlrvp: Configure GPIOs to enable DMIC 2020-11-07 08:56:05 +00:00
northbridge haswell: Add Intel TXT support in romstage 2020-11-04 23:53:51 +00:00
security security/vboot: Add Kconfig symbol to set hashing block size 2020-11-06 17:46:13 +00:00
soc mb/intel: Enable ALC711 Audio codec over SNDW0 link 2020-11-07 08:55:53 +00:00
southbridge sb/intel/lynxpoint: Correct SATA DTLE IOBP registers 2020-11-07 14:19:34 +00:00
superio superio/nuvoton: Factor out equivalent Kconfig option 2020-10-19 07:06:20 +00:00
vendorcode vc/intel/FSP2_0/CPX-SP: update to ww45 release and add watermark option 2020-11-07 00:12:35 +00:00
Kconfig soc/intel/xeon_sp: Move function debug macros 2020-10-29 16:44:19 +00:00