erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src
History
Zhao, Lijian 0f7885722e soc/apollolake/lpc_lib: Make cros compile pass 
The print of size_t can pass upstream jenkins, but fails with CROS_SDK
enviornment, "%z" fits for size_t anyway.

Change-Id: Ic8dbab240463f2e484b73d55e21985fae2b0d9b7
Signed-off-by: Lijian Zhao <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/14835
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins)
2016-05-19 03:47:08 +02:00
..
acpi acpi/: add missing license header 2016-01-14 22:52:11 +01:00
arch acpigen: Fix ?: operator confusion 2016-05-17 23:27:02 +02:00
commonlib cbfstool/fsp: Rename fsp1_1_relocate 2016-05-11 18:38:28 +02:00
console arch/x86: introduce postcar stage/phase 2016-03-23 14:24:30 +01:00
cpu AGESA vendorcode: Build a common amdlib 2016-05-18 10:44:43 +02:00
device sconfig: Add a new generic device type 2016-05-16 19:49:59 +02:00
drivers drivers/intel/fsp2_0: Add recipes for FSP blobs in CBFS 2016-05-18 07:04:10 +02:00
ec ec/google/chromeec/acpi: Add MKBP support 2016-05-18 20:22:38 +02:00
include sconfig: Add a new generic device type 2016-05-16 19:49:59 +02:00
lib lib: remove FLASHMAP_OFFSET config variable 2016-05-11 21:32:44 +02:00
mainboard rockchip: rk3399: enable sdhci clk for emmc 2016-05-18 20:23:42 +02:00
northbridge intel/sch: Merge northbridge and southbridge in src/soc 2016-05-17 21:38:17 +02:00
soc soc/apollolake/lpc_lib: Make cros compile pass 2016-05-19 03:47:08 +02:00
southbridge AGESA vendorcode: Build a common amdlib 2016-05-18 10:44:43 +02:00
superio superio/smsc/mec1308: Fix AddressMax value for SMBX mailbox 2016-04-13 23:39:28 +02:00
vendorcode AGESA vendorcode: Build a common amdlib 2016-05-18 10:44:43 +02:00
Kconfig lib: remove FLASHMAP_OFFSET config variable 2016-05-11 21:32:44 +02:00