b61738ce76
Source: PrimeCell UART (PL011) Technical Reference Manual Revision: r1p5 Signed-off-by: Maximilian Brune <maximilian.brune@9elements.com> Change-Id: I58409b23e3790a052d3bc0ecf6a6bede15b4d76f Reviewed-on: https://review.coreboot.org/c/coreboot/+/80180 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
86 lines
3.9 KiB
C
86 lines
3.9 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause */
|
|
|
|
#ifndef __DRIVERS_UART_PL011_H
|
|
#define __DRIVERS_UART_PL011_H
|
|
|
|
#include <types.h>
|
|
|
|
/* PL011 r1p5 registers */
|
|
struct pl011_uart {
|
|
u32 dr; // offset: 0x0 Data Register
|
|
u32 rsr_ecr; // offset: 0x4 Receive Status Register / Error Clear Register
|
|
u8 rsvd1[0x10]; // offset: 0x8 Reserved
|
|
u32 fr; // offset: 0x18 Flag Register
|
|
u8 rsvd2[0x4]; // offset: 0x1C Reserved
|
|
u32 ilpr; // offset: 0x20 (IrDA) Low-Power Counter Register
|
|
u32 ibrd; // offset: 0x24 Integer Baud Rate Register
|
|
u32 fbrd; // offset: 0x28 Fractional Baud Rate Register
|
|
u32 lcr_h; // offset: 0x2C Line Control Register
|
|
u32 cr; // offset: 0x30 Control Register
|
|
u32 ifls; // offset: 0x34 Interrupt FIFO Level Select Register
|
|
u32 imsc; // offset: 0x38 Interrupt Mask Set/Clear Register
|
|
u32 ris; // offset: 0x3C Raw Interrupt Status Register
|
|
u32 mis; // offset: 0x40 Masked Interrupt status Register
|
|
u32 icr; // offset: 0x44 Interrupt Clear Register
|
|
u32 dmacr; // offset: 0x48 DMA Control Register
|
|
u8 rsvd3[0xf94]; // offset: 0x4C Reserved
|
|
u32 periphid0; // offset: 0xFE0 UART PeriphID0 Register
|
|
u32 periphid1; // offset: 0xFE4 UART PeriphID1 Register
|
|
u32 periphid2; // offset: 0xFE8 UART PeriphID2 Register
|
|
u32 periphid3; // offset: 0xFEC UART PeriphID3 Register
|
|
u32 cellid0; // offset: 0xFF0 UART CellID0 Register
|
|
u32 cellid1; // offset: 0xFF4 UART CellID1 Register
|
|
u32 cellid2; // offset: 0xFF8 UART CellID2 Register
|
|
u32 cellid3; // offset: 0xFFC UART CellID3 Register
|
|
};
|
|
check_member(pl011_uart, cellid3, 0xffc);
|
|
|
|
/*************************************************************************/
|
|
/* Bit definitions from arm-trusted-firmware/include/drivers/arm/pl011.h */
|
|
/*************************************************************************/
|
|
/* Flag reg bits */
|
|
#define PL011_UARTFR_RI (1 << 8) /* Ring indicator */
|
|
#define PL011_UARTFR_TXFE (1 << 7) /* Transmit FIFO empty */
|
|
#define PL011_UARTFR_RXFF (1 << 6) /* Receive FIFO full */
|
|
#define PL011_UARTFR_TXFF (1 << 5) /* Transmit FIFO full */
|
|
#define PL011_UARTFR_RXFE (1 << 4) /* Receive FIFO empty */
|
|
#define PL011_UARTFR_BUSY (1 << 3) /* UART busy */
|
|
#define PL011_UARTFR_DCD (1 << 2) /* Data carrier detect */
|
|
#define PL011_UARTFR_DSR (1 << 1) /* Data set ready */
|
|
#define PL011_UARTFR_CTS (1 << 0) /* Clear to send */
|
|
|
|
#define PL011_UARTFR_TXFF_BIT 5 /* Transmit FIFO full bit in
|
|
UARTFR register */
|
|
#define PL011_UARTFR_RXFE_BIT 4 /* Receive FIFO empty bit in
|
|
UARTFR register */
|
|
#define PL011_UARTFR_BUSY_BIT 3 /* UART busy bit in UARTFR
|
|
register */
|
|
|
|
/* Control reg bits */
|
|
#define PL011_UARTCR_CTSEN (1 << 15) /* CTS hardware flow control
|
|
enable */
|
|
#define PL011_UARTCR_RTSEN (1 << 14) /* RTS hardware flow control
|
|
enable */
|
|
#define PL011_UARTCR_RTS (1 << 11) /* Request to send */
|
|
#define PL011_UARTCR_DTR (1 << 10) /* Data transmit ready. */
|
|
#define PL011_UARTCR_RXE (1 << 9) /* Receive enable */
|
|
#define PL011_UARTCR_TXE (1 << 8) /* Transmit enable */
|
|
#define PL011_UARTCR_LBE (1 << 7) /* Loopback enable */
|
|
#define PL011_UARTCR_UARTEN (1 << 0) /* UART Enable */
|
|
|
|
/* FIFO Enabled / No Parity / 8 Data bit / One Stop Bit */
|
|
#define PL011_LINE_CONTROL (PL011_UARTLCR_H_FEN | PL011_UARTLCR_H_WLEN_8)
|
|
|
|
/* Line Control Register Bits */
|
|
#define PL011_UARTLCR_H_SPS (1 << 7) /* Stick parity select */
|
|
#define PL011_UARTLCR_H_WLEN_8 (3 << 5)
|
|
#define PL011_UARTLCR_H_WLEN_7 (2 << 5)
|
|
#define PL011_UARTLCR_H_WLEN_6 (1 << 5)
|
|
#define PL011_UARTLCR_H_WLEN_5 (0 << 5)
|
|
#define PL011_UARTLCR_H_FEN (1 << 4) /* FIFOs Enable */
|
|
#define PL011_UARTLCR_H_STP2 (1 << 3) /* Two stop bits select */
|
|
#define PL011_UARTLCR_H_EPS (1 << 2) /* Even parity select */
|
|
#define PL011_UARTLCR_H_PEN (1 << 1) /* Parity Enable */
|
|
#define PL011_UARTLCR_H_BRK (1 << 0) /* Send break */
|
|
|
|
#endif /* ! __DRIVERS_UART_PL011_H */
|