Andrey Petrov 0c85b7f4d7 soc/intel/apollolake: Add cache for BIOS ROM ... Enable caching of BIOS region with variable MTRR. This is most useful if enabled early such as in bootblock. Change-Id: I39f33ca43f06fce26d1d48e706c97f097e3c10f1 Signed-off-by: Andrey Petrov <andrey.petrov@intel.com> Reviewed-on: https://review.coreboot.org/14480 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins)		2016-04-28 05:45:37 +02:00
..
broadcom/cygnus	soc/*: fix uart's regwidth specification in cbtables	2016-02-21 12:26:05 +01:00
imgtec/pistachio	imgtec/pistachio: Fix memlayout ASSERT with new binutils	2016-04-21 07:16:06 +02:00
intel	soc/intel/apollolake: Add cache for BIOS ROM	2016-04-28 05:45:37 +02:00
marvell	src/soc/marvell: Update license headers	2016-04-13 17:34:33 +02:00
mediatek/mt8173	mediatek/mt8173: fix incorrect indent	2016-04-05 13:35:50 +02:00
nvidia	edid: Make framebuffer row alignment configurable	2016-04-07 20:46:38 +02:00
qualcomm/ipq806x	ipq806x/storm: Return NULL for cbmem_top if DRAM is not initialized	2016-03-29 22:37:01 +02:00
rockchip	google/gru: Incorporate feedback to #14279	2016-04-16 02:01:51 +02:00
samsung	soc/*: fix uart's regwidth specification in cbtables	2016-02-21 12:26:05 +01:00
ucb/riscv	tree: drop last paragraph of GPL copyright header	2015-10-31 21:37:39 +01:00