coreboot/src/soc/amd/common
Raul E Rangel 0318dc169e soc/amd/common/block/espi: Increase ESPI_CH_READY_TIMEOUT_US to 10ms
The ChromeEC might take longer than 1ms for the peripheral channel to be
enabled. The PLTRST# interrupt handler takes about ~539us.
This doesn't account for the time it takes for the interrupt handler
to be scheduled. Increasing the timeout to 10ms gives ample time.

BUG=b:188188172, b:188935533
TEST=Boot guybrush and no longer see channel enable errors

Suggested-by: Rob Barnes <robbarnes@google.com>
Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Change-Id: Ib6db577bf06175ceb17b446af706ad8c9f891481
Reviewed-on: https://review.coreboot.org/c/coreboot/+/54788
Reviewed-by: Jason Glenesk <jason.glenesk@amd.corp-partner.google.com>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
2021-05-25 15:20:27 +00:00
..
acpi soc/amd/picasso/acpi/cpu: move WAL1 method that calls ALIB to common 2021-05-08 18:21:25 +00:00
block soc/amd/common/block/espi: Increase ESPI_CH_READY_TIMEOUT_US to 10ms 2021-05-25 15:20:27 +00:00
fsp soc/amd/common/fsp/pci: Add helper methods for PCI IRQ table 2021-05-09 18:09:36 +00:00
psp_verstage psp_verstage: remove not-implemented files for cezanne 2021-05-12 15:16:56 +00:00
vboot amd/vboot: remove bl_syscall_public.h from include 2021-04-23 16:33:44 +00:00
Kconfig.common soc/amd/common: Add Kconfig/Makefile support for common/fsp/* 2021-05-07 18:43:41 +00:00
Makefile.inc