erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
coreboot/src/arch/riscv/include
History
Julius Werner cd49cce7b7 coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) 
This patch is a raw application of

 find src/ -type f | xargs sed -i -e 's/IS_ENABLED\s*(CONFIG_/CONFIG(/g'

Change-Id: I6262d6d5c23cabe23c242b4f38d446b74fe16b88
Signed-off-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/31774
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
2019-03-08 08:33:24 +00:00
..
arch coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX) 2019-03-08 08:33:24 +00:00
bits.h riscv: Add initial support for 32bit boards 2019-02-13 04:49:14 +00:00
mcall.h riscv: Add initial support for 32bit boards 2019-02-13 04:49:14 +00:00
sbi.h arch/riscv: Define and use SBI_ENOSYS 2018-12-19 05:44:29 +00:00
stdint.h riscv: update the definition of intptr_t/uintptr_t 2018-08-30 14:48:26 +00:00
vm.h riscv: add support for supervisor binary interface (SBI) 2018-11-05 09:04:01 +00:00