e7959c1935
We have two drivers for a 100%-identical peripheral right now, mostly because we couldn't come up with a good common name for it back when we checked it in. That seems like a pretty silly reason in the long run. Both Tegra and Rockchip SoCs contain UARTs that use the common 8250 register interface (at least for the very basic byte-per-byte transmit and receive parts we care about), memory-mapped with a 32-bit register stride. This patch combines them to a single 8250_mmio32 driver (which also fixes a problem when booting Rockchip without serial enabled, since that driver forgot to check for serial initialization when registering its console drivers). The register accesses are done using readl/writel (as Rockchip did before), since the registers are documented as 32-bit length (with top 24 bits RAZ/WI), although the Tegra SoC doesn't enforce APB accesses to have the full word length. Also fixed checkpatch stuff. A day may come when we can also merge this driver into the (completely different, with more complicated features and #ifdefs) 8250 driver for x86 (which has MMIO support for 8-bit register stride only), both here and in coreboot. But it is not this day. This day I just want to get rid of a 99% identical file without expending too much effort. BUG=None TEST=Booted on Veyron_Pinky and Nyan_Blaze with and without serial enabled, both worked fine (although Veyron has another kernel issue). Change-Id: Ib84d00f52ff2c48398c75f77f6a245e658ffdeb9 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/225102 Reviewed-by: Aaron Durbin <adurbin@chromium.org>
80 lines
1.8 KiB
Text
80 lines
1.8 KiB
Text
#
|
|
# Automatically generated make config: don't edit
|
|
# libpayload version: 0.2.0
|
|
# Wed Oct 15 20:54:07 2014
|
|
#
|
|
|
|
#
|
|
# Generic Options
|
|
#
|
|
CONFIG_LP_GPL=y
|
|
# CONFIG_LP_EXPERIMENTAL is not set
|
|
# CONFIG_LP_OBSOLETE is not set
|
|
# CONFIG_LP_DEVELOPER is not set
|
|
# CONFIG_LP_REMOTEGDB is not set
|
|
CONFIG_LP_CHROMEOS=y
|
|
|
|
#
|
|
# Architecture Options
|
|
#
|
|
# CONFIG_LP_ARCH_ARM is not set
|
|
CONFIG_LP_ARCH_X86=y
|
|
# CONFIG_LP_ARCH_ARM64 is not set
|
|
# CONFIG_LP_MEMMAP_RAM_ONLY is not set
|
|
# CONFIG_LP_MULTIBOOT is not set
|
|
|
|
#
|
|
# Standard Libraries
|
|
#
|
|
CONFIG_LP_LIBC=y
|
|
# CONFIG_LP_CURSES is not set
|
|
CONFIG_LP_CBFS=y
|
|
CONFIG_LP_LZMA=y
|
|
|
|
#
|
|
# Console Options
|
|
#
|
|
CONFIG_LP_SKIP_CONSOLE_INIT=y
|
|
CONFIG_LP_CBMEM_CONSOLE=y
|
|
CONFIG_LP_SERIAL_CONSOLE=y
|
|
CONFIG_LP_8250_SERIAL_CONSOLE=y
|
|
# CONFIG_LP_S5P_SERIAL_CONSOLE is not set
|
|
# CONFIG_LP_8250_MMIO32_SERIAL_CONSOLE is not set
|
|
# CONFIG_LP_IPQ806X_SERIAL_CONSOLE is not set
|
|
# CONFIG_LP_BG4CD_SERIAL_CONSOLE is not set
|
|
# CONFIG_LP_PL011_SERIAL_CONSOLE is not set
|
|
CONFIG_LP_SERIAL_IOBASE=0x3f8
|
|
# CONFIG_LP_SERIAL_SET_SPEED is not set
|
|
# CONFIG_LP_SERIAL_ACS_FALLBACK is not set
|
|
CONFIG_LP_VIDEO_CONSOLE=y
|
|
# CONFIG_LP_VGA_VIDEO_CONSOLE is not set
|
|
# CONFIG_LP_GEODELX_VIDEO_CONSOLE is not set
|
|
CONFIG_LP_COREBOOT_VIDEO_CONSOLE=y
|
|
CONFIG_LP_PC_KEYBOARD=y
|
|
CONFIG_LP_PC_KEYBOARD_LAYOUT_US=y
|
|
# CONFIG_LP_PC_KEYBOARD_LAYOUT_DE is not set
|
|
|
|
#
|
|
# Drivers
|
|
#
|
|
CONFIG_LP_PCI=y
|
|
CONFIG_LP_NVRAM=y
|
|
# CONFIG_LP_RTC_PORT_EXTENDED_VIA is not set
|
|
# CONFIG_LP_SPEAKER is not set
|
|
# CONFIG_LP_STORAGE is not set
|
|
CONFIG_LP_TIMER_RDTSC=y
|
|
CONFIG_LP_USB=y
|
|
CONFIG_LP_USB_UHCI=y
|
|
CONFIG_LP_USB_OHCI=y
|
|
CONFIG_LP_USB_EHCI=y
|
|
CONFIG_LP_USB_XHCI=y
|
|
CONFIG_LP_USB_HID=y
|
|
CONFIG_LP_USB_HUB=y
|
|
# CONFIG_LP_USB_EHCI_HOSTPC_ROOT_HUB_TT is not set
|
|
CONFIG_LP_USB_MSC=y
|
|
CONFIG_LP_USB_PCI=y
|
|
CONFIG_LP_USB_GEN_HUB=y
|
|
# CONFIG_LP_BIG_ENDIAN is not set
|
|
CONFIG_LP_LITTLE_ENDIAN=y
|
|
CONFIG_LP_IO_ADDRESS_SPACE=y
|
|
CONFIG_LP_ARCH_SPECIFIC_OPTIONS=y
|