erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

soc/intel/cnvi: Correct error values for _RST

Browse source 
The saved error values were reversed, so correct these.

This isn't a functional change, as the value isn't used in ACPI.

Change-Id: I9d3abcb4b17c36d33f2660e5d20fd5e6fb15fc34
Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/90606
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
This commit is contained in:
Sean Rhodes 2025-12-23 16:17:41 +00:00 • committed by Matt DeVillier
commit ffac7d90da
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
src/soc/intel/common/block/cnvi/cnvi.c
View file

@ -205,12 +205,12 @@ static void cnvw_fill_ssdt(const struct device *dev)
* }
* Else
* {
* PRRS = CNVI_PLDR_NOT_COMPLETE
* PRRS = CNVI_PLDR_TIMEOUT
* }
* }
* Else
* {
* PRRS = CNVI_PLDR_TIMEOUT
* PRRS = CNVI_PLDR_NOT_COMPLETE
* }
* }
* Release (\_SB.PCI0.CNMT)
@ -363,13 +363,13 @@ static void cnvw_fill_ssdt(const struct device *dev)
}
acpigen_write_else();
{
acpigen_write_store_int_to_namestr(CNVI_PLDR_NOT_COMPLETE, "PRRS");
acpigen_write_store_int_to_namestr(CNVI_PLDR_TIMEOUT, "PRRS");
}
acpigen_pop_len();
}
acpigen_write_else();
{
acpigen_write_store_int_to_namestr(CNVI_PLDR_TIMEOUT, "PRRS");
acpigen_write_store_int_to_namestr(CNVI_PLDR_NOT_COMPLETE, "PRRS");
}
acpigen_pop_len();
}