erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

cs5536: Use NANDF_CTL for NAND Flash Control Timing register constant 5140001Ch define, as in data book, not mis-spelled NADF_CNTL

Browse source 
Trivial: constant currently not used anywhere.

Signed-off-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>
Acked-by: Mart Raudsepp <mart.raudsepp@artecdesign.ee>

git-svn-id: svn://coreboot.org/repository/coreboot-v3@1124 f3766cd6-281f-0410-b1cd-43a5c92072e9
This commit is contained in:
Mart Raudsepp 2009-02-09 13:40:10 +00:00
commit fdc00efeef
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
southbridge/amd/cs5536/cs5536.h
View file

@ -147,7 +147,7 @@
#define MDD_NORF_T01 (MSR_SB_MDD + 0x19)
#define MDD_NORF_T23 (MSR_SB_MDD + 0x1A)
#define MDD_NANDF_DATA (MSR_SB_MDD + 0x1B)
#define MDD_NADF_CNTL (MSR_SB_MDD + 0x1C)
#define MDD_NANDF_CTL (MSR_SB_MDD + 0x1C)
#define MDD_AC_DMA (MSR_SB_MDD + 0x1E)
#define MDD_KEL_CNTRL (MSR_SB_MDD + 0x1F)
#define MDD_IRQM_YLOW (MSR_SB_MDD + 0x20)