erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: northbridge/amd/agesa/family10: transition away from device_t

Browse source 
Replace the use of the old device_t definition inside
northbridge/amd/agesa/family10.

BUG=None
BRANCH=None
TEST=None

Signed-off-by: Antonello Dettori <dev@dettori.io>
Reviewed-on: https://review.coreboot.org/17313
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>

Change-Id: I5723e217fc739ab576cbe3a1ee6d92023190267c
Reviewed-on: https://chromium-review.googlesource.com/412040
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Antonello Dettori 2016-11-08 18:44:46 +01:00 • committed by chrome-bot
commit fd4db6dfab
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
src/northbridge/amd/agesa/family10/reset_test.h
View file

@ -29,7 +29,7 @@
static inline u32 warm_reset_detect(u8 nodeid)
{
u32 htic;
device_t device;
pci_devfn_t device;
device = NODE_PCI(nodeid, 0);
htic = pci_io_read_config32(device, HT_INIT_CONTROL);
return (htic & HTIC_ColdR_Detect) && !(htic & HTIC_BIOSR_Detect);
@ -38,7 +38,7 @@ static inline u32 warm_reset_detect(u8 nodeid)
static inline void distinguish_cpu_resets(u8 nodeid)
{
u32 htic;
device_t device;
pci_devfn_t device;
device = NODE_PCI(nodeid, 0);
htic = pci_io_read_config32(device, HT_INIT_CONTROL);
htic |= HTIC_ColdR_Detect | HTIC_BIOSR_Detect | HTIC_INIT_Detect;