erebion/coreboot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

UPSTREAM: MAINTAINERS: Add lowrisc files to RISC-V

Browse source 
BUG=None
BRANCH=None
TEST=None

Signed-off-by: Jonathan Neuschfer <j.neuschaefer@gmx.net>
Reviewed-on: https://review.coreboot.org/17402
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>

Change-Id: I8e9ff5821e15cd9a5966927a8cd8bd95f7021d58
Reviewed-on: https://chromium-review.googlesource.com/411481
Commit-Ready: Furquan Shaikh <furquan@chromium.org>
Tested-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Jonathan Neuschäfer 2016-11-12 13:03:19 +01:00 • committed by chrome-bot
commit fd236a0c7b
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
MAINTAINERS
View file

@ -124,8 +124,10 @@ M: Ronald Minnich <rminnich@gmail.com>
M: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
S: Maintained
F: src/arch/riscv/
F: src/soc/lowrisc
F: src/soc/ucb/
F: src/mainboard/emulation/*-riscv/
F: src/mainboard/lowrisc
POWER8 ARCHITECTURE
M: Ronald Minnich <rminnich@gmail.com>